Electronic Design - Checker (DRC) system method in double-layer PCB design

This chapter mainly explains about the double-layer circuit board circuit design rule checker (DRC) system method. After the PCB design is obtained by the circuit diagram generation tool, the DRC can be run to find any faults that violate the PCB design rules. These operations must be completed before the subsequent processing starts, and the developer of the development circuit diagram generation tool must provide most PCB designers to easily master the DRC tool. Writing your own PCB design rule checker has many advantages. Although the PCB design checker is not that simple, it is not unattainable, because any PCB designer who is familiar with existing programming or scripting languages is fully capable of PCB design checker. The benefits of work are immeasurable. The general-purpose tools sold in the market often do not have enough flexibility to meet specific PCB design needs. Therefore, the customer must reflect the new feature requirements to the DRC tool developer, and this usually requires a certain amount of money and time, especially when the requirements are constantly updated. Fortunately, most tool developers can provide customers with a convenient way to write their own DRC to meet specific needs. However, this powerful tool has not yet been widely recognized or used. This article provides a practical guide for using DRC tools to get the most benefit. Since DRC must traverse the entire circuit diagram of the PCB design, including each symbol, each pin, each net, and each attribute, an unlimited number of "attached" files can be created if necessary.

As described in Section 4.0, DRC can indicate any minor deviations that violate PCB design rules. For example, one of the attached files may include all decoupling capacitors used in PCB design. If the number of capacitors is lower or higher than the expected value, a red mark will be marked where the power line dv/dt problem may occur. These ancillary files may be necessary, but not any commercial DRC tool can necessarily create these files. Another advantage of DRC is that it is easy to update to meet the needs of new PCB design features (such as those that may affect PCB design rules). Moreover, once you have gained sufficient experience in this field, many other functions can be achieved. For example, if you can write your own DRC, you can write your own bill of materials (BOM) creation tool, so that you can better handle specific user needs, such as how to obtain the "extra hardware" of devices that are not part of the circuit diagram database (such as Socket, heat sink or screwdriver). Or PCB designers can write their own Verilog netlist analyzer, which has sufficient flexibility in the PCB design environment, such as how to obtain Verilog models or time files suitable for specific devices. In fact, since DRC traverses the entire PCB design circuit diagram, all valid information can be collected to output the simulation and/or BOM required for the Verilog netlist analysis of the PCB design.

Double-layer circuit board design skills

It is a bit far-fetched to discuss these topics without providing any program code. For this reason, we will take a circuit diagram acquisition tool as an example. This article uses the ViewDraw tool developed by Mentor Graphics, which is attached to the PADS-Designer product line. In addition, we also adopted the ViewBase tool, which is a simplified C routine library that can be called and accessed and operated on the ViewDraw database. Using ViewBase tools, PCB designers can easily use C/C language to write complete and efficient DRC tools for ViewDraw. It should be noted that the basic principles discussed here are equally applicable to any other PCB circuit diagram tools. In addition to the circuit diagram database, DRC also needs some input files that can describe specific situations, such as automatically connecting to the power plane with a legal power network name. For example, if the power network is named POWER, then the power plane will be automatically connected to the power plane using a back-end packaging device (if applicable to ViewDrawpcbfwd). The following is a list of input files, these files must be placed in a fixed global location, so that DRC can automatically find and read, and then save the information in the DRC at runtime.Some symbols must have external power cord pins because these symbols are not connected to the conventional power cord layer. For example, the VCC pin of an ECL device is either connected to VCC or to the GROUND; its VEE pin can be connected to the GROUND or -5.0V plane. In addition, the power line pins can also be connected to the filter before reaching the power line layer. The power line pin is usually not connected to the device symbol. On the contrary, an attribute of the symbol (here called SIGNAL) describes which pin is the power pin or the ground pin and describes the pin should be connected to the network name. SIGNAL = VCC:10, SIGNAL = GROUND:20DRC can read this attribute and ensure that the network name is saved in the legal_pwr_net_name file. If the legal_pwr_net_name does not contain the network name, then the power pin will not be connected to the power plane, and This problem is indeed very serious.